GTS Transceiver Dual Simplex Interfaces User Guide: Agilex™ 3 and Agilex™ 5 FPGAs and SoCs

ID 825853
Date 5/02/2025
Public

5. Document Revision History for the GTS Transceiver Dual Simplex Interfaces User Guide

Document Version Quartus® Prime Version Changes
2025.05.02 25.1 Made the following changes:
  • Updated the Introduction chapter with support for Agilex™ 3 FPGAs.
  • Added links for GTS Transceiver User Guide: Agilex™ 3 FPGAs and SoCs and DisplayPort Intel FPGA IP Design Example User Guide: Agilex™ 5 FPGAs in the related information section of the Introduction chapter.
  • Updated the Overview chapter with support for Agilex™ 3 FPGAs.
  • Added a new table, Supported Protocol IP Combinations for Dual Simplex Mode for Agilex™ 3 FPGAs, in the Overview chapter.
  • Added an attention note in the Understanding and Planning Dual Simplex Interfaces chapter that JESD204C is not supported in Agilex™ 3 FPGAs.
  • Added a note in the Understanding and Planning Dual Simplex Interfaces chapter for example 3, as it does not apply to Agilex™ 3 FPGAs.
2025.01.24 24.3.1 Made the following changes:
  • Added links to the Serial Lite IV and JESD204B user guides in the Introduction chapter.
  • Updated the Supported Protocol IP Combinations for Dual Simplex Mode table in the Overview chapter with JESD204C support information.
  • Updated the Understanding and Planning Dual Simplex Interfaces section with information about the FEC setting in DS mode.
  • Updated the note in Generating the Simplex IP section with GTS JESD204B Intel FPGA IP and GTS Serial Lite IV Intel FPGA IP settings requirements for simplex mode.
  • Updated the Using the Dual Simplex Assignment Editor section with additional step for using a shared clock between the RX simplex and TX simplex modes.
  • Updated the DS_GROUP_0.sv Reset Sequencer and System PLL Ports Interface figure in the Connecting the Dual Simplex IP section.
2024.10.07 24.3 Made the following changes:
  • Added links to the JESD204C user guides in the Introduction chapter.
  • Updated the Supported Protocol IP Combinations for Dual Simplex Mode table in the Overview chapter with JESD204C support information.
  • Updated the note in Generating the Simplex IP section with GTS JESD204C Intel FPGA IP settings requirements for simplex mode.
2024.08.19 24.2 Initial release.