GTS HDMI Intel® FPGA IP Design Example User Guide

ID 823528
Date 5/15/2025
Public
Document Table of Contents

4.4. Simulation Time Benchmark

Table 27.  Simulation Time

Design Variant

Fast Simulation mode (FAST_SIM_MODE = 1)

Normal mode (FAST_SIM_MODE = 0)

Without Transceiver

5 minutes

15 minutes

With Transceiver with Dual Simplex

32 minutes

4 hours

Table 28.  Simulation Coverage

Feature

Fast simulation mode (FAST_SIM_MODE = 1)

Normal mode (FAST_SIM_MODE = 0)

RX Alignment Lock

Yes

Yes

Video timing geometry

Yes

Yes

RX Video Lock

No

Yes

Video, audio and aux data compare

No

Yes