MIPI CSI-2 IP Design Example User Guide

Download PDF
ID 813931
Date 11/28/2025
Public
Document Table of Contents
Document Table of Contents x
1. MIPI CSI-2 IP Design Example Quick Start Guide 2. MIPI CSI-2 IP Design Example 3. MIPI CSI-2 IP Design Example User Guide Archives 4. Document Revision History for the MIPI CSI-2 IP Design Example User Guide
1. MIPI CSI-2 IP Design Example Quick Start Guide x
1.1. Generating the Design 1.2. Simulating the Design 1.3. Directory Structure 1.4. Compiling the Design
1.1. Generating the Design x
1.1.1. Design Example Parameters
2. MIPI CSI-2 IP Design Example x
2.1. MIPI CSI-2 RX + TX Subsystem 2.2. MIPI CSI-2 RX-only Design 2.3. Software Requirements 2.4. Functional Description 2.5. Simulation
2.4. Functional Description x
2.4.1. MIPI CSI-2 Design Components 2.4.2. MIPI CSI-2 IP Design Example Reset Scheme 2.4.3. MIPI CSI-2 IP Design Example Clocking Scheme
2.5. Simulation x
2.5.1. Data Signal Checking 2.5.2. Verification 2.5.3. Display Messages 2.5.4. Plotting Waveforms 2.5.5. Structure 2.5.6. Known Limitations
2.5.5. Structure x
2.5.5.1. Top Level Testbench 2.5.5.2. PHY-Protocol Interface (PPI) Loopback 2.5.5.3. Test Generator
1. MIPI CSI-2 IP Design Example Quick Start Guide
2. MIPI CSI-2 IP Design Example
3. MIPI CSI-2 IP Design Example User Guide Archives
4. Document Revision History for the MIPI CSI-2 IP Design Example User Guide

2.5.6. Known Limitations

The MIPI CSI-2 IP Design Example has the following known limitations:
  • Passthrough mode is not supported for 8-lane configurations in A5E005B, A3C025, and A3C050 devices because of insufficient memory resources.
  • The B18A package provides a limited number of lanes for D-PHY interfaces, with available bonded pins between BYTE4 to BYTE7. Conflicts may arise between the RZQ pin and data lane pins. For placement rules, refer to MIPI D-PHY User Guide
  • YUV420 support is available for 1-lane and 2-lane configurations only.
Level Two Title