Clocking and PLL User Guide: Agilex™ 5 FPGAs and SoCs

ID 813671
Date 1/24/2025
Public
Document Table of Contents

6.6. Address Bus and Data Bus Settings

Assign a value of “0” for all the unused bits in the address bus and the data bus during reconfiguration operations.