Low Latency Ethernet 10G MAC IP User Guide: Agilex™ 3 and Agilex™ 5 FPGAs and SoCs

ID 813663
Date 9/01/2025
Public
Document Table of Contents

1. Low Latency Ethernet 10G MAC IP Overview

Updated for:
Intel® Quartus® Prime Design Suite 25.1.1
IP Version 5.1.0

The Low Latency Ethernet 10G MAC IP is a configurable component that implements the IEEE 802.3-2008 specification. To build a complete Ethernet subsystem in an Altera FPGA device and connect it to an external device, you can use the Low Latency Ethernet 10G MAC IP with an Altera FPGA PHY IP or any of the supported PHYs.

The figure below shows a system with the Low Latency Ethernet 10G MAC IP.

Figure 1. Typical Application of Low Latency (LL) Ethernet 10G (10GbE) MAC

Note: Altera FPGAs implement and support the Low Latency Ethernet 10G MAC and 1G/2.5G/5G/10G Multirate Ethernet PHY (PCS + PMA) IPs to interface in a chip-to-chip or chip-to-module channel with external PHY.