Low Latency Ethernet 10G MAC IP User Guide: Agilex™ 3 and Agilex™ 5 FPGAs and SoCs
ID
813663
Date
9/01/2025
Public
1. Low Latency Ethernet 10G MAC IP Overview
2. Getting Started
3. Functional Description
4. Parameter Settings for the Low Latency Ethernet 10G MAC IP Core
5. Interface Signals
6. Configuration Registers
7. Debug Checklist
8. Low Latency Ethernet 10G MAC IP User Guide: Agilex™ 3 and Agilex™ 5 FPGAs and SoCs Archives
9. Document Revision History for the Low Latency Ethernet 10G MAC IP User Guide: Agilex™ 3 and Agilex™ 5 FPGAs and SoCs
2.1. Introduction to Altera IP Cores
2.2. Installing and Licensing IP Cores
2.3. Specifying the IP Parameters and Options ( Quartus® Prime Pro Edition)
2.4. Generated File Structure
2.5. Simulating IP Cores
2.6. Upgrading the Low Latency Ethernet 10G MAC IP Core
2.7. Low Latency Ethernet 10G MAC IP Design Examples
5.1. Clock and Reset Signals
5.2. Speed Selection Signal
5.3. Error Correction Signals
5.4. Unidirectional Signals
5.5. Avalon® Memory-Mapped Interface Programming Signals
5.6. Avalon® Streaming Data Interfaces
5.7. Avalon® Streaming Flow Control Signals
5.8. Avalon® Streaming Status Interface
5.9. PHY-side Interfaces
5.10. IEEE 1588v2 Interfaces
6.1. Register Map
6.2. Register Access Definition
6.3. Primary MAC Address
6.4. MAC Reset Control Register
6.5. TX Configuration and Status Registers
6.6. Flow Control Registers
6.7. Unidirectional Control Registers
6.8. RX Configuration and Status Registers
6.9. ECC Registers
6.10. Statistics Registers
6.11. Timestamp Registers
1. Low Latency Ethernet 10G MAC IP Overview
Updated for: |
---|
Intel® Quartus® Prime Design Suite 25.1.1 |
IP Version 5.1.0 |
The Low Latency Ethernet 10G MAC IP is a configurable component that implements the IEEE 802.3-2008 specification. To build a complete Ethernet subsystem in an Altera FPGA device and connect it to an external device, you can use the Low Latency Ethernet 10G MAC IP with an Altera FPGA PHY IP or any of the supported PHYs.
The figure below shows a system with the Low Latency Ethernet 10G MAC IP.
Figure 1. Typical Application of Low Latency (LL) Ethernet 10G (10GbE) MAC
Note: Altera FPGAs implement and support the Low Latency Ethernet 10G MAC and 1G/2.5G/5G/10G Multirate Ethernet PHY (PCS + PMA) IPs to interface in a chip-to-chip or chip-to-module channel with external PHY.