Agilex™ 7 F-Series and I-Series FPGA Memory Subsystem IP Release Notes

Download PDF
ID 789391
Date 7/08/2024
Public

1.1. Agilex™ 7 F-Series and I-Series FPGA Memory Subsystem IP v2.0.1

Table 1.  v2.0.1 2024.07.08
Quartus® Prime Version Description Impact
24.2 Verified in the Quartus® Prime software v24.2. Provides memory subsystem IP for use with Agilex™ 7 F-Series and I-Series FPGAs.
Note: This documentation is preliminary and subject to change.
Level Two Title