F-Tile Low Latency 50G Ethernet Intel® FPGA IP Release Notes

Download PDF
ID 778602
Date 2/21/2025
Public

1.2. F-Tile Low Latency 50G Ethernet Intel® FPGA IP v7.0.0

Table 2.  v7.0.0 2024.11.04
Quartus® Prime Version Description Impact
24.3
  • Major IP version upgrade, driven by a major version change in the underlying Intel® FPGA Hard IP (eth_f). There is no impact on the existing functionality of the IP.
  • Implemented IP fixes and DA warnings.
  • Changed the default value for the Enable FGT VSR Mode parameter in the Analog parameter tab from VSR_MODE_DISABLE to VSR_MODE_LOW_LOSS.
IP upgrade is required.
Level Two Title