External Memory Interfaces Agilex™ 7 M-Series FPGA IP Core Release Notes

Download PDF
ID 772635
Date 5/09/2025
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. External Memory Interfaces Intel Agilex® 7 M-Series FPGA IP Release Notes
1. External Memory Interfaces Intel Agilex® 7 M-Series FPGA IP Release Notes x
1.1. External Memory Interfaces Agilex™ 7 M-Series FPGA IP v3.0.0 1.2. External Memory Interfaces Agilex™ 7 M-Series FPGA IP v2.0.0 1.3. External Memory Interfaces Agilex™ 7 M-Series FPGA IP v1.0.0 1.4. External Memory Interfaces Agilex™ 7 M-Series FPGA IP v6.2.0 1.5. External Memory Interfaces Agilex™ 7 M-Series FPGA IP v6.1.0 1.6. External Memory Interfaces Agilex™ 7 M-Series FPGA IP v6.0.0 1.7. External Memory Interfaces Intel Agilex® 7 M-Series FPGA IP v5.0.0 1.8. External Memory Interfaces Intel Agilex® 7 M-Series FPGA IP v4.0.0 1.9. External Memory Interfaces Intel Agilex® 7 M-Series FPGA IP v3.0.0
1. External Memory Interfaces Intel Agilex® 7 M-Series FPGA IP Release Notes

1.2. External Memory Interfaces Agilex™ 7 M-Series FPGA IP v2.0.0

Table 6.  v2.0.0 2025.01.12
Description Impact
External Memory Interface IP for Agilex™ 7 M-Series devices is now divided into individual IPs based on memory protocol and format.

This release provides separate IPs for DDR4 Component, DDR4 DIMM, DDR5 Component, DDR5 DIMM, and LPDDR5. Each IP is now labeled as version 2.0.0.

Verified in the Quartus® Prime software v24.3.1. Provides external memory interface IP for DDR4, DDR5, and LPDDR5 external memory for Agilex™ 7 M-Series devices. The tables that follow summarize speed and feature support.
Table 7.   Agilex™ 7 M-Series Fabric EMIF IP Speed Support Summary
      Max Rate (Mbps/MHz)   -1 -2 -3
Protocol Category Subcategory -1 -2 -3 Support Detail S 1 C T 3 H S 1 C T 3 H S 1 C T 3 H
DDR4 Memory Format Component 3200/1600 (1R) 3200/1600 (1R) 2666/1333 (1R)   X X X X X X X X X X X X
2666/1333 (2R) 2666/1333 (2R) 2400/1200 (2R)   X X X X X X X X X X X X
UDIMM 3200/1600 (1DPC 1R) 3200/1600 (1DPC 1R) 2666/1333 (1DPC 1R)   X X X X X X X X X X X X
2666/1333 (1DPC 2R) 2666/1333 (1DPC 2R) 2400/1200 (1DPC 2R)   X X X X X X X X X X X X
SODIMM 3200/1600 (1DPC 1R) 3200/1600 (1DPC 1R) 2666/1333 (1DPC 1R)   X X X X X X X X X X X X
2666/1333 (1DPC 2R) 2666/1333 (1DPC 2R) 2400/1200 (1DPC 2R)   X X X X X X X X X X X X
RDIMM 3200/1600 (1DPC 1R) 3200/1600 (1DPC 1R) 2666/1333 (1DPC 1R)   X X X X X X X X X X X X
2666/1333 (1DPC 2R) 2666/1333 (1DPC 2R) 2400/1200 (1DPC 2R)   X X X X X X X X X X X X
DDR5 5 Memory Format Component 5600/2800 (1R) 5600/2800 (1R) 4800/2400 (1R)   X X X X X X X X X X X X
5200/2600 (2R) 5200/2600 (2R) 4400/2200 (2R)   X X X X X X X X X X X X
UDIMM 5600/2800 (1DPC 1R) 5600/2800 (1DPC 1R) 4800/2400 (1DPC 1R)   X X X X X X X X X X X X
4800/2400 (1DPC 2R) 4800/2400 (1DPC 2R) 4400/2200 (1DPC 2R)   X X X X X X X X X X X X
SODIMM 5600/2800 (1DPC 1R) 5600/2800 (1DPC 1R) 4800/2400 (1DPC 1R)   X X X X X X X X X X X X
4800/2400 (1DPC 2R) 4800/2400 (1DPC 2R) 4400/2200 (1DPC 2R)   X X X X X X X X X X X X
RDIMM 4 5600/2800 (1DPC 1R) 5600/2800 (1DPC 1R) 4400/2200 (1DPC 1R)   X X X   X X X   X X X  
4800/2400 (1DPC 2R) 4800/2400 (1DPC 2R) 4000/2000 (1DPC 2R)   X X X   X X X   X X X  
LPDDR5 5 Memory Format Component 1ch x 16 / 2ch x 16 / 4ch x 16 5500/2750 (1R) 2 5500/2750 (1R) 2 4246/2123 (1R) 2   X X X   X X X   X X X  
4800/2400 (2R) 2 2800/2400 (2R) 2 3736/1868 (2R) 2   X X X   X X X   X X X  
Support level key:
  • S = simulation support
  • C = compilation support
  • T = timing support
  • H = hardware support

  • X = supported feature.
  • An empty table cell indicates that the feature is not currently supported.
  • 1 = Supports VCS and QuestaSim.
  • 2 = Current performance in the Quartus® Prime software. Check the External Memory Interface Spec Estimator for production performance.
  • 3 = Timing is currently preliminary. It will be necessary to recompile designs in future releases.
  • 4 = Support for DDR5 RDIMM will be enabled through an upcoming patch for Quartus 24.3.1.
  • 5 = Support for LPDDR5 on Production devices will be enabled through an upcoming Patch for Quartus 24.3.1.

Table 8.   Agilex™ 7 M-Series Fabric EMIF IP Feature Support Summary
Protocol Category Sub-Category Supported? S C T H
DDR4 Interface Width 16, 16+ECC, 32, 32+ECC X X X X X
SODIMM, UDIMM 2 X X X X X 2
RDIMM 2 X X X X X 2
Controller Hard controller X X X X X
3DS 3DS Not supported        
Design Example   X X X X X
DBI Read DBI          
Write DBI X X X X X
DM DM pins X X X X X
AXI access mode Fabric sync mode X X X X X
Fabric async mode X X X X X
NoC X X X X X
Debug EMIF Toolkit 3 X X X X X
Simulation Abstract X        
Accurate X        
Simulators 1 VCS 4 Abstract X X X X  
NoC Accurate X X X X  
VCS-MX 4 Abstract X X X X  
NoC Accurate X X X X  
ModelSim SE 4 Abstract X X X X  
NoC Accurate X X X X  
Xcelium            
Aldec            
DDR5 Interface Width 16, 16+ECC, 32, 32+ECC X X X X X
SODIMM, UDIMM X X X X X
RDIMM X X X X X
Controller Hard controller X X X X X
3DS 3DS Not supported        
Design Example   X X X X X
DM DM pins X X X X X
AXI access mode Fabric sync mode X X X X X
Fabric async mode X X X X X
NoC X X X X X
Debug EMIF toolkit 3 X X X X X
Simulation Abstract X        
Accurate X        
Simulators 1 VCS Abstract X X X X  
NoC Accurate X X X X  
VCS-MX Abstract X X X X  
NoC Accurate X X X X  
ModelSim SE Abstract X X X X  
NoC Accurate X X X X  
Xcelium          
Aldec          
LPDDR5 Interface Width 32 X X X X X
16 X X X X X
Controller Hard controller X X X X X
Design Example   X X X X X
DM DM pins X X X X X
AXI access mode Fabric sync mode X X X X X
Fabric async mode X X X X X
NoC X X X X X
Debug EMIF toolkit 3 X X X X X
Simulation Abstract X        
Accurate X        
Simulators 1 VCS Abstract X X X X  
NoC Accurate X X X X  
VCS-MX Abstract X X X X  
NoC Accurate X X X X  
ModelSim SE Abstract X X X X  
NoC Accurate X X X X X
Xcelium          
Aldec          
Support level key:
  • S = simulation support
  • C = compilation support
  • T = timing support
  • H = hardware support

  • X = supported feature.
  • 1 = VHDL is not supported.
  • 2 = Only supported in fabric sync AXI access mode.
  • Note: Address mirroring is handled by the controller when needed.
    .
Table 9.   Intel Agilex® 7 M-Series HPS EMIF IP Speed Support Summary
      Max Rate (Mbps/MHz)   -1 -2 -3
Protocol Category Subcategory -1 -2 -3 Support Detail S 1 C T 2 H S 1 C T 2 H S 1 C T 2 H
DDR4 Memory Format Component 3200/1600 (1R) 3200/1600 (1R) 2666/1333 (1R)   X X X X X X X X X X X X
2666/1333 (2R) 2666/1333 (2R) 2400/1200 (2R)   X X X X X X X X X X X X
DDR5 Memory Format Component 5600/2800 (1R) 5600/2800 (1R) 4800/2400 (1R)   X X X X X X X X X X X X
5200/2600 (2R) 5200/2600 (2R) 4400/2200 (2R)   X X X X X X X X X X X X
UDIMM 5600/2800 (1DPC 1R) 5600/2800 (1DPC 1R) 4800/2400 (1DPC 1R)   X X X X X X X X X X X X
4800/2400 (1DPC 2R) 4800/2400 (1DPC 2R) 4400/2200 (1DPC 2R)   X X X X X X X X X X X X
SODIMM 5600/2800 (1DPC 1R) 5600/2800 (1DPC 1R) 4800/2400 (1DPC 1R)   X X X X X X X X X X X X
4800/2400 (1DPC 2R) 4800/2400 (1DPC 2R) 4400/2200 (1DPC 2R)   X X X X X X X X X X X X
RDIMM 5600/2800 (1DPC 1R) 5600/2800 (1DPC 1R) 4400/2200 (1DPC 1R)   X X X   X X X   X X X  
4800/2400 (1DPC 2R) 4800/2400 (1DPC 2R) 4000/2000 (1DPC 2R)   X X X   X X X   X X X  
LPDDR5 Memory Format Component 1ch x 16 / 2ch x 16 / 4ch x 16 5500/2750 (1R) 5500/2750 (1R) 4246/2123 (1R)   X X X X X X X X X X X X
4800/2400 (2R) 2800/2400 (2R) 3736/1868 (2R)   X X X X X X X X X X X X
Support level key:
  • S = simulation support
  • C = compilation support
  • T = timing support
  • H = hardware support

  • X = supported feature.
  • An empty table cell indicates that the feature is not currently supported.
  • 1 = Supports VCS and QuestaSim.
  • 2 = Timing is currently preliminary. It will be necessary to recompile designs in future releases.

Table 10.   Intel Agilex® 7 M-Series HPS EMIF IP Feature Support Summary
Protocol Category Sub-Category Supported? S C T H
DDR4 Interface Width 16, 16+ECC, 32, 32+ECC X X X X X
Controller Hard controller X X X X X
Design Example   X X X X  
DBI Read DBI          
Write DBI X X X X X
DM DM pins X X X X X
AXI access mode Fabric sync mode          
Fabric async mode          
NoC X X X X X
Debug EMIF Toolkit          
Simulation Abstract X        
Accurate X        
Simulators 1 VCS Abstract X X X X  
NoC Accurate X X X X  
VCS-MX Abstract X X X X  
NoC Accurate X X X X  
ModelSim SE Abstract X X X X  
NoC Accurate X X X X  
Xcelium          
Aldec          
DDR5 Interface Width 16, 16+ECC, 32, 32+ECC X X X X X
SODIMM, UDIMM X X X X X
RDIMM         X
Controller Hard controller X X X X X
3DS 3DS Not supported        
Design Example   X X X X  
DM DM pins X X X X X
AXI access mode Fabric sync mode          
Fabric async mode          
NoC X X X X X
Debug EMIF toolkit          
Simulation Abstract X        
Accurate          
Simulators 1 VCS Abstract X X X X  
NoC Accurate X X X X  
VCS-MX Abstract X X X X  
NoC Accurate X X X X  
ModelSim SE Abstract X X X X  
NoC Accurate X X X X  
Xcelium          
Aldec          
LPDDR5 Interface Width 32 X X X X  
16 X X X X  
Controller Hard controller X X X X  
Design Example   X X X X  
DBI Read DBI          
Write DBI X X X X  
DM DM pins X X X X  
AXI access mode Fabric sync mode          
Fabric async mode          
NoC X X X X  
Debug EMIF toolkit          
Simulation Abstract X        
Accurate X        
Simulators 1 VCS X X      
VCS-MX X X      
ModelSim SE X X      
Xcelium          
Aldec          
Support level key:
  • S = simulation support
  • C = compilation support
  • T = timing support
  • H = hardware support

  • X = supported feature.
  • 1 = VHDL is not supported.
  • Note: Address mirroring is handled by the controller when needed.

Known Issues in this Version

For a list of known issues affecting this release of the External Memory Interfaces Agilex™ 7 M-Series FPGA IP, follow this link to the: FPGA Knowledge Base.

Level Two Title