Nios® V Embedded Processor Design Handbook

ID 726952
Date 9/01/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.1.1. Instantiating Nios® V/m Processor Intel® FPGA IP

This section describes the Nios® V/m processor parameter editor in the Platform Designer. You can instantiate the Nios® V/m processor IP core in Platform Designer > IP Catalog > Processors and Peripherals > Embedded Processors.
Figure 8.  Nios® V/m Processor IP instance in Platform Designer