1.2. Open the Example Design
The PLL_RAM example design includes Intel® FPGA IP cores to demonstrate the basic simulation flow. Perform the following steps to open the design example:
- Download and unzip the quartus-std-lite-pll-ram design example.
- Launch the Intel® Quartus® Prime Standard Edition software version 21.1.