Visible to Intel only — GUID: gri1695680147897
Ixiasoft
1.1. F-Tile CPRI PHY Intel® FPGA IP v5.0.0
1.2. F-Tile CPRI PHY Intel® FPGA IP v4.3.3
1.3. F-Tile CPRI PHY Intel® FPGA IP v4.3.1
1.4. F-Tile CPRI PHY Intel® FPGA IP v4.3.0
1.5. F-Tile CPRI PHY Intel® FPGA IP v4.0.0
1.6. F-Tile CPRI PHY Intel® FPGA IP v3.3.0
1.7. F-Tile CPRI PHY Intel® FPGA IP v3.2.0
1.8. F-Tile CPRI PHY Intel® FPGA IP v3.1.0
1.9. F-Tile CPRI PHY Intel® FPGA IP v3.0.0
1.10. F-Tile CPRI PHY Intel® FPGA IP v2.0.0
1.11. F-Tile CPRI PHY Intel FPGA IP User Guide Archives
1.12. F-Tile CPRI PHY Intel® FPGA IP Design Example User Guide Archives
Visible to Intel only — GUID: gri1695680147897
Ixiasoft
1.4. F-Tile CPRI PHY Intel® FPGA IP v4.3.0
| Quartus® Prime Pro Edition Version | Description | Impact |
|---|---|---|
| 23.3 | Added the Analog Parameters tab in the CPRI PHY IP Parameter Editor. | With the introduction of the Analog Parameters tab, users must define the appropriate values needed for the listed parameters (based on the generic guidelines in the DPHY UG). Recommended values need to be set when an official development kit is used. |