Generic Serial Flash Interface Intel® FPGA IP Release Notes

Download PDF
ID 683746
Date 4/24/2025
Public

Visible to Intel only — GUID: brv1595832717153

Ixiasoft

View Details

Document Table of Contents
Document Table of Contents x
1. Generic Serial Flash Interface Intel® FPGA IP Release Notes
1. Generic Serial Flash Interface Intel® FPGA IP Release Notes x
1.1. Generic Serial Flash Interface Intel® FPGA IP v20.2.6 1.2. Generic Serial Flash Interface Intel® FPGA IP v20.2.5 1.3. Generic Serial Flash Interface Intel® FPGA IP v20.2.3 1.4. Generic Serial Flash Interface Intel® FPGA IP v20.2.1 1.5. Generic Serial Flash Interface Intel® FPGA IP v20.1.1 1.6. Generic Serial Flash Interface Intel® FPGA IP v20.0.0 1.7. Generic Serial Flash Interface Intel® FPGA IP v19.2.1 1.8. Generic Serial Flash Interface Intel® FPGA IP v19.1.1 1.9. Generic Serial Flash Interface Intel® FPGA IP v19.1.0 1.10. Generic Serial Flash Interface Intel FPGA IP Core v18.0 1.11. Generic Serial Flash Interface Intel® FPGA IP User Guide Archives
1. Generic Serial Flash Interface Intel® FPGA IP Release Notes

1.6. Generic Serial Flash Interface Intel® FPGA IP v20.0.0

Table 6.  v20.0.0 2020.09.28
Quartus® Prime Version Description Impact
20.3 Added a new register setting for the Generic Serial Flash Interface Intel® FPGA IP in the Quartus® Prime Pro Edition software:
  • tSHSL
    This register controls the tSHSL.
    • 0: tSHSL is 3 IP_CLK.
    • n: tSHSL is 3+n IP_CLK.
—
Level Two Title