A newer version of this document is available. Customers should click here to go to the newest version.
1. Introduction
2. FPGA Configuration First Mode
3. HPS Boot First Mode
4. Creating the Configuration Files
5. Golden System Reference Design and Design Examples
6. Configuring the FPGA Fabric from HPS Software
7. Debugging the Intel® Agilex™ SoC FPGA Boot Flow
A. Document Revision History for Intel® Agilex™ SoC FPGA Boot User Guide
2.2.2. External Configuration Host with HPS Flash
Figure 3. External Configuration Host with HPS Flash
An external configuration host with HPS flash provides an SDM configuration bitstream containing:
- SDM configuration firmware
- FPGA I/O and HPS EMIF I/O configuration data
- FPGA core configuration data
- HPS FSBL code and HPS FSBL hardware handoff binary
In this system layout, you can use the HPS flash to store the HPS SSBL, Linux* image device tree information and OS file system. This layout enables the device to boot into an OS such as Linux*.
SDM Configuration Host | HPS Flash |
---|---|
Avalon® streaming | SD/MMC |
JTAG | |
Avalon® streaming | NAND |
JTAG |