AN 485: Serial Peripheral Interface Master in Altera MAX Series
ID
683277
Date
9/22/2014
Public
1.1. Using SPI Master in Altera Devices
Figure 1. Implementing an SPI Master using Supported Altera DevicesThis figure shows the host interfacing ports and SPI slave interfacing ports. The host processor controls the CPLD with the signals.