O-RAN IP User Guide

Download PDF
ID 683238
Date 8/15/2025
Public
Document Table of Contents
Document Table of Contents x
1. About the O-RAN IP 2. Getting Started with the O-RAN IP 3. O-RAN IP Functional Description 4. O-RAN IP Registers 5. O-RAN Intel FPGA IP User Guide Archive 6. Document Revision History for the O-RAN IP User Guide
1. About the O-RAN IP x
1.1. O-RAN IP Features 1.2. O-RAN IP Device Family Support 1.3. Release Information for the O-RAN IP 1.4. O-RAN IP Performance and Resource Utilization
2. Getting Started with the O-RAN IP x
2.1. Obtaining, Installing, and Licensing the O-RAN IP 2.2. Parameterizing the O-RAN IP 2.3. Generated IP File Structure
2.2. Parameterizing the O-RAN IP x
2.2.1. O-RAN IP Parameters
3. O-RAN IP Functional Description x
3.1. O-RAN IP Signals 3.2. O-RAN IP Error Handling 3.3. O-RAN Reset Transactions 3.4. O-RAN IP Streaming Mode 3.5. O-RAN IP Performance Counters 3.6. O-RAN IP Transmission and Reception Window Threshold 3.7. O-RAN IP Fragmentation 3.8. O-RAN IP U-Plane Packet Size 3.9. O-RAN IP Minimum Number of PRB Support
3.6. O-RAN IP Transmission and Reception Window Threshold x
3.6.1. O-RAN IP Examples for Transmission and Reception Window Thresholds
1. About the O-RAN IP
2. Getting Started with the O-RAN IP
3. O-RAN IP Functional Description
4. O-RAN IP Registers
5. O-RAN Intel FPGA IP User Guide Archive
6. Document Revision History for the O-RAN IP User Guide

4. O-RAN IP Registers

Control and monitor O-RAN IP functionality through control and status interface. For the register information, go to the O-RAN IP Register Map.

The O-RAN IP registers are 32-bits wide and are accessible using the Avalon memory-mapped interface. The map lists the registers available in the IP. All unlisted locations are reserved.

Related Information
Level Two Title