O-RAN Intel® FPGA IP User Guide

ID 683238
Date 1/24/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Give Feedback

1.1. O-RAN Intel® FPGA IP Features

  • Support for CAT-A RU (up to 16 spatial streams)
  • Support for CAT-B RU (precoding in RU)
  • Support for section extensions from 1 to 11
  • Bandwidth saving:
    • Programmable static bit-width fixed-point IQ
    • Real-time variable bit-width
    • Compressed IQ
    • Block floating-point compression
    • μ-law compression
    • Variable bit-width per channel (per data section)
    • Static configuration of U-plane IQ format and compression header
  • Transmission blanking energy savings
  • Preconfigured transport delay method CU–RU timing
  • Section type 0, type 1, and type 3