Stratix® 10 Clocking and PLL User Guide

ID 683195
Date 7/11/2024
Public

Visible to Intel only — GUID: sam1403481861978

Ixiasoft

Document Table of Contents

2.2.4. PLL Control Signals

You can use the reset signal to control PLL operation and resynchronization, and use the locked signal to observe the status of the PLL.