L- and H-Tile Avalon® Streaming and Single Root I/O Virtualization (SR-IOV) Intel® FPGA IP for PCI Express* User Guide

ID 683111
Date 10/27/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

8.1.10.4. VF Device ID Register

Table 75.  VF Device ID Register - 0x1D0

Bits

Register Description

Default Value

Access

[15:0]

Reserved

0

RO

[31:16]

VF Device ID

Set in Platform Designer

RO