Nios® V Processor Intel® FPGA IP Release Notes

Download
ID 683098
Date 6/21/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. Nios® V Processor Intel® FPGA IP Release Notes 2. Nios® V Embedded Processor Design Handbook Archives
1. Nios® V Processor Intel® FPGA IP Release Notes x
1.1. Nios® V/m Processor Intel® FPGA IP v21.3.0 1.2. Nios® V/m Processor Intel® FPGA IP v21.2.0 1.3. Nios® V/m Processor Intel® FPGA IP v21.1.1 1.4. Nios® V/m Processor Intel® FPGA IP v21.1.0
1. Nios® V Processor Intel® FPGA IP Release Notes
2. Nios® V Embedded Processor Design Handbook Archives

1.1. Nios® V/m Processor Intel® FPGA IP v21.3.0

Table 1.  v21.3.0 2022.06.21
Intel® Quartus® Prime Version Description Impact
22.2
  • Added a reset request interface
  • Removed unused signals that caused a latch interface
  • Fixed debug reset issue:
    • Updated the routing of ndmreset to prevent the debug module from resetting.
-
Level Two Title

Did you find the information on this page useful?

Characters remaining:

Feedback Message