P-tile Avalon® Streaming Intel® FPGA IP for PCI Express* Design Example User Guide

Download PDF
ID 683038
Date 6/20/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. About the P-tile Avalon® Streaming Intel® FPGA IP for PCI Express Design Examples 2. Quick Start Guide 3. P-tile Avalon® Streaming IP for PCI Express* Design Example User Guide Archives 4. Document Revision History for the Intel® P-Tile Avalon® Streaming Hard IP for PCIe* Design Example User Guide
1. About the P-tile Avalon® Streaming Intel® FPGA IP for PCI Express Design Examples x
1.1. Overview 1.2. Functional Description for the Programmed Input/Output (PIO) Design Example 1.3. Functional Description for the Single Root I/O Virtualization (SR-IOV) Design Example 1.4. Functional Description for the Performance Design Example 1.5. Hardware and Software Requirements
2. Quick Start Guide x
2.1. Directory Structure 2.2. Generating the Design Example 2.3. Simulating the Design Example 2.4. Compiling the Design Example 2.5. Installing the Linux Kernel Driver 2.6. Running the Design Example
2.3. Simulating the Design Example x
2.3.1. Testbench
2.3.1. Testbench x
2.3.1.1. Test Driver Module 2.3.1.2. PIO Design Example Testbench 2.3.1.3. SR-IOV Design Example Testbench 2.3.1.4. Performance Design Example Testbench
2.6. Running the Design Example x
2.6.1. Running the PIO Design Example 2.6.2. Running the SR-IOV Design Example 2.6.3. Running the Performance Design Example
1. About the P-tile Avalon® Streaming Intel® FPGA IP for PCI Express Design Examples
2. Quick Start Guide
3. P-tile Avalon® Streaming IP for PCI Express* Design Example User Guide Archives
4. Document Revision History for the Intel® P-Tile Avalon® Streaming Hard IP for PCIe* Design Example User Guide

2.6.3. Running the Performance Design Example

  1. Navigate to ./software/user/example under the design example directory.
  2. Compile the design example application:

    $ make

  3. Run the test:

    $ sudo ./intel_fpga_pcie_link_test

    You can run the Intel FPGA IP PCIe link test in manual or automatic mode. Choose from:
    • In automatic mode, the application automatically selects the device. The test selects the Intel PCIe device with the lowest BDF by matching the Vendor ID. The test also selects the lowest available BAR.
    • In manual mode, the test queries you for the bus, device, and function number and BAR.

    For the Intel® Stratix® 10 DX or Intel® Agilex™ Development Kit, you can determine the BDF by typing the following command:

    $ lspci -d 1172:

  4. Here are sample transcripts for automatic and manual modes:

    Automatic mode:

    Manual mode:

  5. To perform the DMA for throughput test, enter option "9" and press the Enter key to proceed.
  6. Enter the number of DMA iterations to be carried out and then press the Enter key to select the type of DMA operation: “0” for write operation (device to host), “1” for read operation (host to device) and “2” for simultaneous write and read operations.
  7. Here are sample test results for write only, read only and simultaneous write and read for 10 iterations respectively.
    Write only: 
             ********************************************************
           0: Link test - 100 writes and reads
           1: Write memory space
           2: Read memory space
           3: Write configuration space
           4: Read configuration space
           5: Change BAR for PIO
           6: Change device
           7: Enable SRIOV
           8: Do a link test for every enabled virtual function
              belonging to the current device
           9: Perform DMA for Throughput
          10: Quit program
         *********************************************************
         > 9
         Enter number of loop (1 second per loop):
         > 10
         Enter type of operation (0 for write, 1 for read and 2 for 
         simultaneous write and read):
         > 0
         DMA WRITE only (MemWr)
         *********************************************************
         PERF WRITE GB/s:     29.9683
         PERF WRITE GB/s:     29.9683
         PERF WRITE GB/s:     29.9788
         PERF WRITE GB/s:     29.9788
         PERF WRITE GB/s:     29.9683
         PERF WRITE GB/s:     29.9788
         PERF WRITE GB/s:     29.9788
         PERF WRITE GB/s:     29.9683
         PERF WRITE GB/s:     29.9683
         PERF WRITE GB/s:     29.9788
    Read only: 
             ********************************************************
           0: Link test - 100 writes and reads
           1: Write memory space
           2: Read memory space
           3: Write configuration space
           4: Read configuration space
           5: Change BAR for PIO
           6: Change device
           7: Enable SRIOV
           8: Do a link test for every enabled virtual function
              belonging to the current device
           9: Perform DMA for Throughput
          10: Quit program
         *********************************************************
         > 9
         Enter number of loop (1 second per loop):
         > 10
         Enter type of operation (0 for write, 1 for read and 2 for 
         simultaneous write and read):
         > 1
         DMA READ only (MemRd)
         *********************************************************
         PERF WRITE GB/s:     29.1085
         PERF WRITE GB/s:     29.1085
         PERF WRITE GB/s:     29.1399
         PERF WRITE GB/s:     29.1294
         PERF WRITE GB/s:     29.1294
         PERF WRITE GB/s:     29.1294
         PERF WRITE GB/s:     29.1294
         PERF WRITE GB/s:     29.1294
         PERF WRITE GB/s:     29.1294
         PERF WRITE GB/s:     29.1294
    Simultaneous write and read: 
             ********************************************************
           0: Link test - 100 writes and reads
           1: Write memory space
           2: Read memory space
           3: Write configuration space
           4: Read configuration space
           5: Change BAR for PIO
           6: Change device
           7: Enable SRIOV
           8: Do a link test for every enabled virtual function
              belonging to the current device
           9: Perform DMA for Throughput
          10: Quit program
         *********************************************************
         > 9
         Enter number of loop (1 second per loop):
         > 10
         Enter type of operation (0 for write, 1 for read and 2 for 
         simultaneous write and read):
         > 2
         DMA READ & WRITE
         *********************************************************
         PERF WRITE GB/s:     26.6233
         PERF READ GB/s:     28.1333
         PERF WRITE GB/s:     26.6233
         PERF READ GB/s:     28.1438
         PERF WRITE GB/s:     26.6233
         PERF READ GB/s:     28.1438
         PERF WRITE GB/s:     26.6233
         PERF READ GB/s:     28.1333
         PERF WRITE GB/s:     26.6129
         PERF READ GB/s:     28.1438
         PERF WRITE GB/s:     26.6129
         PERF READ GB/s:     28.1333
         PERF WRITE GB/s:     26.6129
         PERF READ GB/s:     28.1438
         PERF WRITE GB/s:     26.6233
         PERF READ GB/s:     28.1228
         PERF WRITE GB/s:     26.6233
         PERF READ GB/s:     28.1333
         PERF WRITE GB/s:     26.6129
         PERF READ GB/s:     28.1333
Level Two Title