Agilex™ 5 FPGA - Hello world and OCM memory test design on Nios® V/c Processor

This example design includes a NIOS V/c embedded processor connected to the OCM and JTAG UART IP.

The objective of the design is to write and read into specific locations of On Chip RAM-II. This implementation of On Chip RAM-II uses the Avalon interface.