Hyperflex® Architecture High-Performance Design Handbook

Download

Intel® FPGA Development Tools Support Intel® Stratix® 10 FPGAs and SoC FPGAs Support Intel® Stratix® 10 FPGAs and SoC FPGAs Support Intel® Stratix® 10 FPGAs and SoC FPGAs Support Intel® Stratix® 10 FPGAs and SoC FPGAs Support

839281
2024-12-06
Public

Description

This document describes design techniques to achieve maximum performance with Hyperflex® architecture FPGAs. This architecture supports new Hyper-Retiming, Hyper-Pipelining, and Hyper-Optimization design techniques that enable the highest clock frequencies in Stratix® 10 and Agilex™ 7 devices.

Usage instructions

Related Assets
Title and Description
Format
Language
Action
View