F-Tile PMA and FEC Direct Port Mapping Calculator

Download

Agilex™ 7 M-Series FPGA and SoC FPGA Support Agilex™ 7 I-Series FPGA and SoC FPGA Support

747511
2022-07-01
Public
A preview is not available for this record, please engage by choosing from the available options ‘download’ or ‘view’ to engage with the material

Description

This tool helps to calculate the following: TX and RX parallel data bus width, Location of TX and RX parallel data bits, Control bits, Write enable for TX core interface FIFO, RX deskew and data valid for RX Core FIFO in elastic mode, and FEC bits.

Usage instructions