Preview is not available for this file. Please download the file.
Description
This document describes design techniques to achieve maximum performance with Intel® Hyperflex architecture FPGAs. This architecture supports new Hyper-Retiming, Hyper-Pipelining, and Hyper-Optimization design techniques that enable the highest clock frequencies in Intel® Stratix® 10 and Intel® Agilex® devices.