Preview is not available for this file. Please download the file.
Description
This document describes design techniques to achieve maximum performance with Intel® Hyperflex™ architecture FPGAs. This architecture supports new Hyper-Retiming, Hyper-Pipelining, and Hyper-Optimization design techniques that enable the highest clock frequencies in Intel® Stratix® 10 and Intel® Agilex® devices.
Usage instructions
Related Assets
Title and Description
Format
Language
Action
s10_hp_hb-j-683353-667078.pdf
s10_hp_hb-ch-683353-667078-zh-cn.pdf
s10_hp_hb-j-683353-667078-ja-jp.pdf
s10_hp_hb-ch-683353-667078.pdf