Preview is not available for this file. Please download the file.
Description
This training is part 1 of 4. The Platform Designer system integration tool saves significant time by automatically generating interconnect logic to connect IP functions and subsystems. In this training you will learn about some advanced capabilities of the tool. In this first part, you will learn how to verify an individual component or an entire system design through simulation. You'll learn about the verification IP included in the software in the form of Bus Functional Models (BFMs), essentially golden reference components for the supported standard interfaces, and monitors. You'll see how Platform Designer makes it easy to build a testbench system and how to use a simple API in your testbench code to control the operation of the BFMs in the system during a simulation.