Intel® Quartus® Prime Pro Software Timing Analysis – Part 2: SDC Collections

View

Intel® FPGA Development Tools Support Intel® FPGA Training Catalog

652844
2021-09-08
Public

Description

This is part 2 of a 5 part course. You will learn the concept of collections in the Synopsys* Design Constraints (SDC) format using the Timing Analyzer in the Intel® Quartus® Prime Pro software v. 20.3.

Usage instructions