A preview is not available for this record, please engage by choosing from the available options ‘download’ or ‘view’ to engage with the material
Description
The Reset Release Intel® FPGA IP available in the Intel® Quartus Prime Pro software is necessary to use in all Intel Stratix® 10 and Intel Agilex™ devices to hold your design in reset until the FPGAs have finished with the configuration process. In this video, I will go over some of the back ground surrounding the configuration process, design implications of the configuration process, and how to instantiate the Reset Release Intel FPGA IP.