A preview is not available for this record, please engage by choosing from the available options ‘download’ or ‘view’ to engage with the material
Description
Watch this video to learn about the Resources and Pin Planning Tool. The tool is used to estimate FPGA EMIF design resource utilization (IO, clocks, DLL, PLL) and perform pin planning without the need to create a design.