The browser version you are using is not recommended for this site.Please consider upgrading to the latest version of your browser by clicking one of the following links.
We are sorry, This PDF is available in download format only
Process, Interrupt Affinity on Intel® Xeon® Processor E5 Servers
The designs of the new Intel® Xeon® E5 processor servers have introduced some complexities that, if not accommodated in the application design, may not produce as large a performance gain as possible. Creating core affinity is critical in a Direct Data IO/NUMA environment. Whenever possible, processes that are identified as performance-critical should have affinity with the local socket connection, rather than remote socket connections. To that end, the most foolproof method for identifying the local and remote socket might be to refer to the block diagram of the server platform. This might not always be as easy as it is with the Intel®Software Development Vehicle (SDV) code name: Rose City, where all the PCIE slots were branched off of a single socket/CPU1.The example in the picture below shows the I/O riser module from a Dell R720* series server, an Intel Xeon E5 processor platform where the riser clearly identifies slot affinity to a given CPU or socket.Another way to determine socket correlation would be to use APICID reference under/proc/cpuinfo, or possibly the CPU-Z detection engine for Windows*. (Assuming the APIC tables are implemented as defined in ACPI 5.0 specification and the operating system is able to read and parse the information for application consumption.) Once the local socket is identified and a determination is made about how to distribute the processes. (Keep in mind that simultaneous multi-threading (SMT) is especially effective when each thread is set to perform different types of operations and perform those operations with under-used CPU cycles.) Then, use the Thread Affinity Interface to assign the processes to the cores as needed.Read the full Process, Interrupt Affinity on Intel® Xeon® Processor E5 Servers application note: http://www.intel.com/content/www/us/en/processors/xeon/xeon-e5-ddio-appl-notes.html
Intel® Integrated I/O merges the I/O controller onto the processor for reduced latency.
Intel® Xeon® processors and Intel® SSDs boost performance, enhancing AutoCAD* 2013’s new workflow.
For data center servers or cloud, new Intel® Xeon® processors combine flexibility with efficiency.
Rigorous Intel® Xeon® processor family tests track performance and efficiency in IT@Intel design center.
Five-minute video addressing key innovations of the Cisco UCS M3* line based on Intel® Xeon® processor E5 family.
Animation: Increase server performance with more cores, greater memory, and Intel® Turbo Boost Technology 2.0.