The Intel® E7520 and E7320 chipsets, with Intel® dual-processor (DP) server chipset technology, enable reduced power consumption and improved platform reliability and system manageability. These chipsets can deliver outstanding performance, dependability and value to enterprise front-end, small-medium business (SMB), or high performance computing (HPC) applications.
| Related products | |
| Processors | |
| Chipsets |
|
| Server Boards | Intel® Server Boards SE7520AF2, SE7520BD2, SE7520JR2, and SE7320SP2 |
| Server Chassis | Intel® Server Chassis SR1400 and SR2400 |
| RAID Controller | Intel® RAID Controllers SRCU42E and SRCZCRX |
| Other |
|
| Features and benefits | |
|---|---|
Supports two Intel® Xeon® processors over an 800 MHz system bus for dual-processing workstation and server systems |
Optimized performance for multiple DP market segments and price points, supporting a larger number of users/transactions with faster response times. |
800 MHz system bus capability |
Increased platform bus bandwidth (50% more than 533 MHz) delivers increased system performance. |
Serial I/O technology that provides a direct connection between the MCH and PCI Express* devices with bandwidth up to 4 GB/s on each PCI Express* x8 interface; PCI Express offers higher bandwidth, lower latency and less I/O bottlenecks than PCI-X. |
|
DDR2-400 memory interface |
|
| Intel® 6700PXH 64-bit PCI hub |
|
Intel® Hub Interface 1.5 connection to the Memory Controller Hub (MCH) |
Point-to-point connection between the MCH and the Intel® 82801ER I/O controller hub or Intel® 6300ESB I/O controller hub provides 266 MB/s of bandwidth. |
Advanced platform RAS |
|
Additional information: 1 2
Technical Documents
View More >-
Intel® 82801EB ICHAS R:...
Datasheet: Intel® 82801EB I/O Controller Hub 5 and Intel® 82801ER I/O Controller Hub 5 R.
Preview | Download -
Datasheet, Intel®...
Intel® 6700PXH 64-bit PCI Hub: Peripheral chip bridges PCI functions between PCI Express*, PCI Bus.
Preview | Download -
Datasheet, Intel®...
For original equipment manufacturers, BIOS vendors creating products based on Intel® 6300ESB I/O...
Preview | Download -
Intel® E7525 MCH Chipset...
Intel® E7525 Memory Controller Hub covers signal, register, functional descriptions, electrical...
Preview | Download
-
Intel® Xeon®...
Intel® Xeon® Processor with 512-KB L2 Cache and Intel® E7500 Chipset: layout/routing guidelines,...
Preview | Download -
Thermal Guide, Intel®...
Packaging technology, thermal specification, metrology, and solution for Intel® 6700PXH 64-bit PCI Hub.
Preview | Download -
Intel® 6300ESB I/O...
Provides thermal specifications and solutions for systems using the Intel® 6300ESB I/O Controller Hub.
Preview | Download -
Thermal Guide, Intel®...
Thermal and Mechanical Design Guide for Intel® 7520/E7320/E7525 Memory Controller Hub.
Preview | Download
-
Intel® 6700PXH 64-bit...
Intel® 6700PXH 64-bit PCI Hub device and documentation errata, specification clarifications, and changes.
Preview | Download -
Spec Update, Intel®...
Intel® 6300ESB I/O Controller Hub (ICH) device and documentation errata, specification clarifications,...
Preview | Download -
Intel® E7520 Memory...
Intel® E7520 Memory Controller Hub (MCH) device and documentation errata, specification clarifications,...
Preview | Download -
Spec Update, Intel®...
Specification Update, 2007: Intel® 82801EB I/O Controller Hub 5 /Intel® 82801ER I/O Controller Hub 5 R.
Preview | Download
| Packaging information | |
| Intel® E7520 Memory Controller Hub (MCH) | 1077 Flip Chip-Ball Grid Array (FC-BGA) |
| Intel® E7320 Memory Controller Hub (MCH) | 1077 Flip Chip-Ball Grid Array (FC-BGA) |
| Intel® 6700PXH 64-bit PCI Hub | 567 Flip Chip-Ball Grid Array (FC-BGA) |
| Intel® 82801ER (ICH5R) | 460 Micro Ball Grid Array (µBGA) |
| Intel® 6300ESB I/O Controller Hub | 689 Plastic Ball Grid Array (PBGA) |
1. PCI Express* reduced power-state "L0s" is not supported.
2. In an x4 DDR memory device, the Intel® x4 Single Device Data Correction (x4 SDDC) provides error detection and correction for 1 to 4 data bits within a single device and provides error detection for up to 8 data bits within two devices.








