VHDL: Binary Adder Tree



This example describes an 8-bit binary adder tree in VHDL. For devices with 4-input lookup tables in logic elements (LEs), using a binary adder tree structure can significantly improve performance.

Figure 1. Binary adder tree top-level diagram.

Download the files used in this example:

The use of this design is governed by, and subject to, the terms and conditions of the Intel® Design Example License Agreement.

Table 1. Binary Adder Tree Port Listing

Port Name Type Description
a[7:0], b[7:0], c[7:0],
d[7:0], e[7:0]
Input 8-bit data inputs
clk Input Clock input
result[7:0] Output 8-bit data output