Article ID: 000101849 Content Type: Troubleshooting Last Reviewed: 08/22/2025

Why am I seeing optimized simulation failure for the F-tile Ethernet Hard IP with Auto-Negotiation and Link Training (AN/LT) and Dynamic Reconfiguration enabled designs?

Environment

    Intel® Quartus® Prime Pro Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Due to a problem in the Quartus® Prime Pro Edition software version 25.1.1, you may see optimized simulation failure for the F-tile Ethernet Hard IP with Auto-Negotiation and Link Training (AN/LT) and Dynamic Reconfiguration enabled designs. This failure is seen for the 400G-8 Example Design variant that has optimized simulation option enabled in the Quartus GUI parameter.

Resolution

For workaround for this problem for optimized simulation in the Quartus® Prime Pro Edition software version 25.1.1, you will need to set LT failure response =1 at the beginning of your simulation testbench.   

Register Address 

Bit 

Name 

Description 

0x2c0 

12 

LT failure response 

1 = Upon LT failure, PHY will go to data-mode 
0 = Upon LT failure, PHY will restart AN if AN is enabled, else PHY will restart LT 

This problem will be fixed in a future Quartus® Prime Pro Edition software version. 

Related Products

This article applies to 1 products

Intel Agilex® 7 FPGAs and SoC FPGAs

1