Article ID: 000100839 Content Type: Troubleshooting Last Reviewed: 04/30/2025

Why does the SDI II IP Design Example fail to generate pathological patterns?

Environment

    Intel® Quartus® Prime Pro Edition
    SDI II Intel® FPGA IP
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Due to a problem in the Quartus® Prime Pro Edition Software version 24.3 and onwards, you may observe the high bit-error rates on recovered data when generating a pathological pattern using the SDI II IP Design Example.

Resolution

No workaround to this problem exists in the current release of the Quartus® Prime Pro Edition Software.

This problem is scheduled to be fixed in a future release of the Quartus® Prime Pro Edition Software.

Related Products

This article applies to 1 products

Intel Agilex® 7 FPGAs and SoC FPGAs

1