Description
Due to a problem in the Quartus® Prime Standard Edition Software version 23.1 and earlier, you might see this internal error during the Analysis and Synthesis stage. This internal error might occur if the project has escaped names such as "reg [7:0] \ xxx_reg[0];"
Resolution
To work around this problem, do not use escaped names in Verilog HDL or VHDL files.