Article ID: 000097436 Content Type: Troubleshooting Last Reviewed: 10/06/2025

Why does the R-Tile FPGA IP for Compute Express Link* (CXL*) Type2 Design Example report timing violation when selecting PLD clk frequency as 475Mhz?

Environment

    Intel® Quartus® Prime Pro Edition

OS Independent family

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Due to a problem in the Quartus® Prime Pro Edition Software version 23.3, the R-Tile FPGA IP for Compute Express Link* (CXL*) Type2 Design Example might report timing violation when selecting PLD clk frequency as 475MHz.

Resolution

This problem has no plan to be fixed in the future release of the Quartus® Prime Pro Edition Software. 

Related Products

This article applies to 1 products

Intel Agilex® 7 FPGAs and SoC FPGAs I-Series

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.