Article ID: 000093764 Content Type: Troubleshooting Last Reviewed: 11/07/2023

Why does the Multi-Channel DMA Intel® FPGA IP for PCI Express* generate a 512-bit Avalon® Memory-Mapped interface when configured in 2x8 256-bit mode in the Intel® Quartus® Prime Pro Edition Software version 22.4 or earlier?

Environment

  • Intel® Quartus® Prime Pro Edition
  • Interfaces
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Due to a problem in the Intel® Quartus® Prime Pro Edition Software version 22.4 and earlier, the Multi-Channel DMA Intel® FPGA IP for PCI Express* incorrectly generates a 512-bit data interface when configured in 2x8 256-bit mode.

     

     

    Resolution

    To work around this problem, only use the lower 256 bits of the exposed 512-bit interface.

    This problem is scheduled to be fixed in a future release of the Intel® Quartus® Prime Pro Edition Software.

    Related Products

    This article applies to 2 products

    Intel® Stratix® 10 FPGAs and SoC FPGAs
    Intel Agilex® 7 FPGAs and SoC FPGAs

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.