Article ID: 000091273 Content Type: Error Messages Last Reviewed: 07/20/2022

Why does the Floating point functions Intel® FPGA IP fail to generate?

Environment

  • Intel® Quartus® Prime Pro Edition
  • Floating Point Functions Intel® FPGA IP
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Due to the problem in Intel® Quartus® Prime Pro Edition Software v22.1, you may see the following errors while trying to generate the floating-point functions Intel® FPGA IP in the Intel® Quartus® Prime Pro Edition Software v22.1 on Windows:

    "Error: fp_functions_0: Can't meet Fmax at any latency"

    "Error: fp_functions_0: Could not generate name"

    "Error: fp_functions_0: Failed to generate HDL for current parameters"

    "Error: add_fileset_file: No such file C:/Users/Project/AppData/Local/Temp/alt9149_8240987981371708385.dir/0001_fp_functions_0_gen/SquareRoot_64_altera_fp_functions_1912r2rs6zi.vhd"

    "Error: qsys-generate failed with exit code 1: 4 Errors, 1 warning"

    "Error: SPD file was not generated "

    "Error: Could not generate simulation scripts"

    Resolution

    A patch is available to work around this problem for the Intel® Quartus® Prime Pro Edition Software version 22.1.  Download and install patch 0.16 from the appropriate link below.

     This problem is fixed beginning with version 22.2 of the Intel® Quartus® Prime Pro Edition Software.

    Related Products

    This article applies to 1 products

    Intel® Programmable Devices