Article ID: 000090688 Content Type: Errata Last Reviewed: 05/10/2022

Why are ECC error flags observed when testing the Interlaken (2nd Generation) Intel® FPGA IP core on hardware?

Environment

  • Intel® Quartus® Prime Pro Edition
  • Interlaken (2nd Generation) Intel® FPGA IP
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Due to a problem in the Intel® Quartus® Prime Pro Edition Software version 21.4 and earlier, the Interlaken (2nd Generation) Intel® FPGA IP core fails to gate the error correction code (ECC) error with the data valid signal, hence ECC errors may be incorrectly reported.

    Resolution

    No workaround to this problem exists when using the Intel® Quartus® Prime Pro Edition Software version 21.4 and earlier.
    This problem has been fixed starting in version 22.1 of the Intel® Quartus® Prime Pro Edition Software.

    Related Products

    This article applies to 2 products

    Intel® Agilex™ 7 FPGAs and SoC FPGAs
    Intel® Stratix® 10 FPGAs and SoC FPGAs

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.