Article ID: 000086252 Content Type: Troubleshooting Last Reviewed: 02/08/2023

Why does the LPM_ADD_SUB IP core generate incorrect results?

Environment

    Intel® Quartus® Prime Pro Edition
    Generic Component
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Due to a problem in the Intel® Quartus® Prime Pro Edition Software, you might get incorrect results in hardware when using the LPM_ADD_SUB IP core for Intel® Stratix® 10 devices. The problem occurs only when a pipeline stage of greater than 1 is used. The simulation yields correct results.

 

Resolution

To work around the problem, use the pipeline stage of 1 or 0.

 

Related Products

This article applies to 1 products

Intel® Stratix® 10 FPGAs and SoC FPGAs

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.