Article ID: 000085915 Content Type: Troubleshooting Last Reviewed: 08/03/2023

What is the default Local-to-Memory address mapping in the HPS SDRAM controller?

Environment

  • Quartus® II Subscription Edition
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    By default, the Local-to-Memory Address Mapping option when using the HPS SDRAM controller is CHIP-ROW-BANK-COL. This is the Bank Interleave Without Chip Select Interleave option described in Chapter 4  Functional Description - HPS Memory Controller of the EMIF handbook.

    Resolution

    By default, the Local-to-Memory Address Mapping option when using the HPS SDRAM controller is CHIP-ROW-BANK-COL.

     

    Related Products

    This article applies to 4 products

    Cyclone® V FPGAs and SoC FPGAs
    Arria® V GX FPGA
    Cyclone® V GX FPGA
    Arria® V FPGAs and SoC FPGAs

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.