Article ID: 000085870 Content Type: Troubleshooting Last Reviewed: 12/31/2022

Why does Intel® Stratix® 10 EPE or QPA report lower DSP power when DSPs are instantiated in 27x27 mode?

Environment

  • Intel® Quartus® Prime Pro Edition
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Due to a problem in the EPE (Early Power Estimator) and QPA (Quartus Power Analyzer), you may see underestimated DSP power when DSPs are instantiated in 27x27 mode but the input numbers are 9 or 12 bits only. The 9x9 and 12x12 multipliers are handled properly in other DSP modes.

    Resolution

    To work around this problem, instantiate the DSPs in 18x18 mode when the input numbers are 9 or 12 bits as the QPA and EPE provide an accurate power estimation in 18x18 mode. 

    Related Products

    This article applies to 1 products

    Intel® Stratix® 10 FPGAs and SoC FPGAs

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.