Article ID: 000085866 Content Type: Troubleshooting Last Reviewed: 11/14/2024

Why do I get error “either synchronous clear option or clock enable option can be chose at the same time” in the Platform Designer generation with Stratix® 10 FPGA?

Environment

  • Intel® Quartus® Prime Pro Edition
  • Shift Register (RAM-based) Intel® FPGA IP
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Due to a problem in the Quartus® Prime Pro Edition Software version 17.1 with Stratix® 10 device, you might see the Shift Register (RAM Based) IP parameter editor error message mentioned above in the Platform Designer generation. This happened whenever you try to instantiate both the synchronous clear port and the clock enable port together.

    Resolution

    To work around the problem, disable either the synchronous clear port or the clock enable port.

    Related Products

    This article applies to 1 products

    Intel® Stratix® 10 FPGAs and SoC FPGAs

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.