Article ID: 000085449 Content Type: Error Messages Last Reviewed: 04/17/2023

Error (169058): I/O standard SSTL-135 on output I/O pin cannot have Termination logic option setting Off

Environment

    Quartus® II Subscription Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

You might receive the error above when using general purpose I/O pins and dual-purpose pins (such as INIT_DONE and CRC_ERROR) in a bank where VCCIO is set to 1.35 V, which is the voltage for the SSTL-135 standard used with DDR3L DRAM devices.

This error is because the SSTL-135 I/O standard only supports 34. / 40. termination for outputs.

Resolution

To work around the problem, add the following assignments to each general-purpose pin:

set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITHOUT CALIBRATION" -to <pin name>
set_instance_assignment -name IO_STANDARD "SSTL-135" -to <pin_name>

For INIT_DONE, <pin_name> should be set to ~ALTERA_INIT_DONE~.  For CRC_ERROR, the <pin_name> should be set to ~ALTERA_CRC_ERROR~.

Related articles

Related Products

This article applies to 15 products

Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA
Stratix® V GX FPGA
Cyclone® V GX FPGA
Stratix® V GT FPGA
Stratix® V GS FPGA
Arria® V GZ FPGA
Arria® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Arria® V ST SoC FPGA
Arria® V GT FPGA
Cyclone® V E FPGA
Stratix® V E FPGA
Cyclone® V SE SoC FPGA
Arria® V GX FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.