Article ID: 000085343 Content Type: Troubleshooting Last Reviewed: 03/15/2023

Why is the Read Device Dummy Clock instruction unreliable when using the QUAD and DUAL I/O options on the ASMI Parallel Intel® FPGA IP?

Environment

    Quartus® II Subscription Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

When the  read_dummyclk input of the ASMI Parallel Intel® FPGA IP is asserted, the IP performs a read of the non-volatile control register of the EPCQ configuration device to determine the number of dummy cycles that are required for a fast read operation.

Due to a problem with the IP, the outputs of the FPGA are not tri-stated during the read status operation at the time when the EPCQ device should return the data.  This leads to a conflict on the DATA[3..0] signals.  This conflict may mean that the incorrect value is returned.

Resolution

Do not use the DUAL or QUAD I/O options available on the ASMI Parallel Intel® FPGA IP.

This problem has been resolved in the the Quartus® II software version 14.0 and onwards.

Related articles

Related Products

This article applies to 15 products

Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA
Stratix® V GX FPGA
Stratix® V GT FPGA
Cyclone® V GX FPGA
Stratix® V GS FPGA
Arria® V GZ FPGA
Arria® V SX SoC FPGA
Arria® V GX FPGA
Arria® V GT FPGA
Cyclone® V E FPGA
Stratix® V E FPGA
Cyclone® V SE SoC FPGA
Cyclone® V ST SoC FPGA
Arria® V ST SoC FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.