Article ID: 000084328 Content Type: Error Messages Last Reviewed: 03/29/2023

Error: Error during execution of script generate_ed.tcl: <example design>: Interface seq_debug tried to export unknown interface if0.seq_debug

Environment

    Quartus® II Subscription Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Due to a problem in the Quartus® II software version 12.1 and later, this error message may appear when generating the example design for the DDR3 controller with UniPHY if the EMIF On-Chip Debug Toolkit interface type is set to Internal (JTAG).

Resolution

The workaround is to change the on-chip debug setting from Internal (JTAG) to Shared. This generates an Avalon® slave interface, which does not need to be connected.

This issue has been fixed in Intel® Quartus® Prime Software version 13.0.

Related Products

This article applies to 20 products

Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA
Stratix® V GX FPGA
Stratix® V GT FPGA
Cyclone® V GX FPGA
Stratix® V GS FPGA
Arria® V GZ FPGA
Arria® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Arria® V ST SoC FPGA
Arria® V GX FPGA
Arria® V GT FPGA
Arria® II GZ FPGA
Stratix® III FPGAs
Stratix® IV GX FPGA
Stratix® IV GT FPGA
Cyclone® V E FPGA
Stratix® V E FPGA
Stratix® IV E FPGA
Cyclone® V SE SoC FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.