Article ID: 000083848 Content Type: Troubleshooting Last Reviewed: 06/11/2014

What transceiver slew rate settings are allowed in the Quartus II software for Stratix V GX and Arria V GZ devices?

Environment

  • Stratix® V GX FPGA
  • Stratix® V GS FPGA
  • Arria® V GZ FPGA
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

The following transceiver slew rate settings are allowed in the Quartus® II software for Stratix® V GX and Arria® V GZ devices.

Protocol/Datarate Allowed Quartus II Setting IBIS-AMI Setting

PCI Express Gen3, Gen2, CEI

4*_30ps
PCI Express Gen1, XAUI3*_50ps
Gigabit Ethernet1*_160ps
=<1Gbps1, 2, 3*_160ps, *_90ps, *_50ps
1Gbps - 3Gbps2, 3*_90ps, *_50ps
>3Gbps - 6Gbps3, 4*_50ps, *_30ps
>6Gbps4, 5*_30ps, *_15ps

Assigning an invalid slew rate will result in an error message similar to the one below.

Error (15001): Assignment XCVR_TX_SLEW_RATE_CTRL of value "4" conflicts with the valid values of the parameter "pm_tx_slew_rate_ctrl"

  • Protocol declarations take priority over datarate. For example, XAUI has a per-lane datarate of 3.125 Gbps, but only a setting of "3" is allowed. A setting of "4" is not allowed for XAUI.
  • For protocols not listed in the table, you should use the slew settings associated with your datarate.
  • The IBIS-AMI slew rate figure is defined as the approximate transmitter 20% - 80% rise time. The "ps" figure should not be considered quantitative and is an approximate label only.
  • The IBIS-AMI models will allow you to simulate any slew rate setting for any datarate or protocol.

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.