Article ID: 000083797 Content Type: Troubleshooting Last Reviewed: 10/21/2011

The internal clock crossing bridge FIFO depth in the Quartus II software can cause setup timing violations

Environment

    Quartus® II Subscription Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT

Critical Issue

Description

The Quartus II software does not infer embedded memories for an internal clock crossing bridge FIFO buffer if its depth is too small, which can lead to setup timing violations.

Resolution

Use an instance assignment to force inference of embedded memories for the FIFO buffer. For example, use

set_instance_assignment -name ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION -to <design FIFO name>.

Related Products

This article applies to 1 products

Intel® Programmable Devices

1