Article ID: 000083561 Content Type: Troubleshooting Last Reviewed: 12/11/2013

What is the correct C counter location assignment to be used when performing PLL Dynamic Phase Shifting with the Altera_PLL megafunction for 28nm devices?

Environment

    Quartus® II Subscription Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

In Quartus® II software versions  13.0sp1 and earlier, you must specify the C counter value (cnt_sel) based on the physical counter index, to select the counter to be phase shifted. The physical counter index information is available in the Clock Networks and PLLs chapter of Arria V, Cyclone V and Stratix V Device Handbooks.


In Quartus II software version 13.1 and later, users can specify the C counter value (cnt_sel) based on the logical counter index. The logical counter index maps to the output clocks (outclk0, outclk1…) number in the Altera PLL megafunction.

 

Resolution

For Quartus II software versions 13.0sp1 and earlier, specify the value of C counter value (cnt_sel) with physical counter index.

For Quartus II software versions 13.1 and later, specify the value of C counter value (cnt_sel) with the logical counter index.

Related articles

Related Products

This article applies to 15 products

Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA
Stratix® V GX FPGA
Cyclone® V GX FPGA
Stratix® V GT FPGA
Arria® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Arria® V ST SoC FPGA
Stratix® V GS FPGA
Arria® V GZ FPGA
Arria® V GX FPGA
Arria® V GT FPGA
Cyclone® V E FPGA
Stratix® V E FPGA
Cyclone® V SE SoC FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.