Description
You may receive this Quartus® II error message if a processor or programmable logic device (PLD) is driving the flash interface pins of the enhanced configuration devices during programming. To ensure you successfully program the enhanced configuration device and configure the SRAM-based devices, the processor or PLD must tri-state the flash interface pins during these situations to avoid contention.